Jurnal Kejuruteraan 36(4) 2024: 1399–1407 https://doi.org/10.17576/jkukm-2024-36(4)-06

Dynamic Power Saving for CMOS Circuits

Kim Ho Yeap^{a*}, Len Luet Ng^b, Ahmad Uzair Mazlan^a, Siu Hong Loh^a & Kim Hoe Tshai^a

^aFaculty of Engineering and Green Technology, Universiti Tunku Abdul Rahman, 31900 Kampar, Malaysia

b Intel Microelectronics, Bayan Lepas Free Industrial Zone, Phase 3, Halaman Kampung Jawa, 11900 Penang, Malaysia.

**Corresponding author: yeapkh@utar.edu.my*

Received 5 April 2023, Received in revised form 12 March 2024 Accepted 12 April 2024, Available online 30 July 2024

ABSTRACT

With more functionalities being integrated into a microchip today, higher processing power is drawn. As a result of this, clock and logic power consumption has turned out to be a critical issue to be coped with by chip designers. In this paper, we present various power-saving approaches employed in complementary metal oxide semiconductor (CMOS) circuit designs. The approaches involve restructuring the logic circuits, performing clock gating, and selecting the appropriate circuits for counters and frequency divisions. In order to show their efficacies in power optimization, the approaches were applied to a phase-locked loop (PLL), clock divider (CD), full adder (FA), counter, arithmetic logic unit (ALU), and microprocessor without interlocked pipelined stages (MIPS) circuits and validated using Intel Quartus Prime Lite and Mentor Graphics Modelsim. The following conclusions can be drawn from the results: Firstly, the efficacy of minimizing power dissipation using logic restructuring is found to be in direct proportion with the rate of the switching activity (SA); secondly, a maximum of 3.5% of thermal power dissipation can be saved using clock gating; thirdly, gray counters give the lowest power consumption; and, finally, the thermal power estimation for the phase-locked loop (PLL) is relatively higher than that for the clock divider (CD) when both of them are implemented for dividing frequencies.

Keywords: Power consumption; logic restructuring; clock gating; counter; frequency division

INTRODUCTION

The technological advancement of microchips has progressed in leaps and bounds. Within the span of half a century, the number of transistors that can be fabricated in a chip and the speed of which have increased close to 500 and 5000 times, respectively (Yeap et al. 2020; Yeap et al. 2019; Ho et al. 2016). The need to persistently improve the performance of a microchip is primarily driven by the insatiable demand to incorporate more functionalities into it. Take for instance, the microchip embedded in a mobile smartphone today. An advanced smartphone equipped with state-of-the-art technology may be accommodated with the fifth generation (5G) telecommunication, neural engine (NE), artificial intelligence (AI), augmented reality (AR), cloud computing, as well as, facial and speech recognitions features. In order to support these features, a microchip capable of sustaining higher processing power is therefore

necessary. This, however, can only be attained at the expense of higher clock and logic power consumptions.

In general, the total power consumption P_{total} in a complementary metal oxide semiconductor (CMOS) circuit constitutes the dynamic power $P_{d' n a m i c}$ (Agarwal and Nowka 2007) and the static power P_{static} (Butts and Sohi 2000), i.e. (Kim et al. 2003; Goel and McKee 2016; Zhu, Li, and Chen (2019):

$$
P_{total} = P_{dynamic} + P_{static}
$$
 (1)

Dynamic power refers to the power consumed by the circuits when the transistors are operating in the active mode. CMOS circuits dissipate dynamic power whenever there are switching activities (i.e., the change from logic 1 to 0 and vice versa) or short-circuits. Hence, dynamic power consumption is ensued from the active operations 1400 and the contract of the c

of the clock and logic circuits. Static power, on the other hand, is the power leakage when the transistors are inactive. To optimize power consumption in a CMOS circuit, it is important to minimize both static and dynamic power dissipations.

The power dissipations due to switching activities P_{switch} , short-circuits P_{short} , and current leakage P_{leak} are given in (2) to (4) below (Ng et al. 2022),

$$
P_{\text{switch}} = C_{\text{dyn}} f_{\text{clk}} V_{\text{DD}}^2 \tag{2}
$$

$$
P_{short}=T_{sc}V_{DD}I_{peak}
$$
\n(3)

$$
P_{\text{leak}} = V_{DD} I_{\text{leak'}} \tag{4}
$$

where C_{dyn} is the dynamic effective capacitance, f_{clk} the clock frequency, V_{DD} the voltage supply, T_{sc} the time of logic transition, and I_{peak} is the peak current. While P_{short} and P_{leak} in (3) and (4) vary linearly with V_{DD} , it can be seen that P_{switch} in (2) varies quadratically. This is to say that, the contribution of the dynamic power to the overall power consumption is significantly higher than that of the static power, as long as the leakage current *I leak* is contained within a reasonably low level. In a CMOS circuit, *Pshort* only occupies a scanty fraction of the total power consumption (Gupta et al. 2004). Hence, *Pswitch* has turned out to be the predominant factor for dynamic power dissipation (Magen et al. 2004; Kabbani, 2010) and developing ways to reduce switching activities have, therefore, become the key concern for minimizing P_{switch} . In this paper, we investigate and analyze various mechanisms which could be employed to minimize *Pswitch*.

METHODOLOGY

In general, power dissipations correspond directly with the frequency of switching activities. In order to optimize dynamic power consumption, it is therefore imperative to reduce the switching activities of circuits. Here, we investigate the efficacy of reducing the switching activities by restructuring the connections of the logic circuits, introducing clock gating to the circuits, and identifying the appropriate circuit for counters and frequency divisions (Microsemi, 2012). These approaches were applied to phase-locked loop (PLL), clock divider (CD), full adder (FA), counter, arithmetic logic unit (ALU), and microprocessor without interlocked pipelined stages (MIPS) circuits and validated using Intel Quartus Prime Lite and Mentor Graphics Modelsim. It is worthwhile noting here that the approaches were applied according to the functions of the circuits.

RESULTS AND DISCUSSION

LOGIC RESTRUCTURING

Logic restructuring is the process of rearranging the connection of a circuit with the aim of achieving certain desired purposes and without altering the original functionality of the circuit. The desired purposes may vary according to the design need of the chip. Some examples of which include to meet the timing requirement, to avoid routing congestion, to enhance the speed of the chip, to optimize the design area, etc. For our case, the purpose of doing so is, of course, to minimize the dynamic power consumption.

In order to validate its effectiveness in power saving, logic restructuring is applied to a 2-bit full-adder (FA). As can be seen in Figure 1, a 3-stage 2-bit FA is reconstructed into four stages. Four 1-bit FA (indicated by *fa*1 in the figure) were used as the building blocks for the 2-bit FAs. It can be observed from both figures that, the 3-stage and 4-stage structures comprise the same number of building blocks. The order of these blocks is, however, rearranged. The *CIN*2 pin is assigned with high switching activities; while, the rest of the input pins (i.e., *A*, *B*, *C*, *D*, and *CIN*1) are connected to a common signal with relatively lower switching activities.

FIGURE 1. The schematics of a (a) 3-stage and (b) 4-stage 2-bit full adder

(b)

FIGURE 2. Timing diagrams of the (a) 3-stage and (b) 4-stage 2-bit full adders when *CIN*2 is supplied with a 50 MHz signal

Wave - Default		$= 20000$
	Msgs	
/testbench/A /testbench/B /testbench/CIN1 /testbench/C /testbench/D /testbench/CIN2 /testbench/SUM /testbench/COUT	-No Data- -No Data- -No Data- -No Data- -No Data- -No Data- -No Data- -No Data-	

(b)

FIGURE 3. Timing diagrams of the (a) 3-stage and (b) 4-stage 2-bit full adders when *CIN*2 is supplied with a 100 MHz signal

	Signal Activities Q pin					
	Signal	Type	Toggle Rate (millions of transitions / sec)	Static Probability		
٦	CIN ₂	Input Pin	100,000	0.490		
\overline{a}	SUM	Output Pin	100,000	0.490		
3	A	Input Pin	48,980	0.490		
4	в	Input Pin	48.980	0.490		
5	c	Input Pin	48.980	0.490		
6	CIN1	Input Pin	48.980	0.490		
$\overline{7}$	COUT	Output Pin	48.980	0.490		
8	D	Input Pin	48.980	0.490		

s of transitions / sec

⁽a)

Indian Line State Property Inc. Q pin					
n	------- CIN ₂	Input Pin	100,000	0.490	
2	SUM	Output Pin	100,000	0.490	
3	А	Input Pin	48.980	0.490	
4	B	Input Pin	48.980	0.490	
5	c	Input Pin	48.980	0.490	
6	CIN1	Input Pin	48.980	0.490	
7	COUT	Output Pin	48.980	0.490	
8	D	Input Pin	48.980	0.490	

215049 Average toggle rate for this design is 64.286 millions of transitions / sec
215031 Total thermal power estimate for the design is 424.80 mW

FIGURE 4. Signal activities of the (a) 3-stage and (b) 4-stage 2-bit full adder when *CIN*2 is fed with a 50 MHz signal

215049 Average toggle rate for this design is 93.939 millions of transitions / sec.
215031 Total thermal power estimate for the design is 427.98 mW _________________

215049 Average toggle rate for this design i<mark>4</mark> 93.939 millions of transitions / sec
215031 Total thermal power estimate for the design is 427,93 mm

(b)

FIGURE 5. Signal activities of the (a) 3-stage and (b) 4-stage 2-bit full adder when *CIN*2 is fed with a 100 MHz signal

FIGURE 6. Thermal power dissipations of the 3- and 4-stage 2-bit full adder

The main reason for reconstructing the FA from three to four stages is to shift the pin with high switching activity (SA) to the last stage. In the 3-stage FA, a high SA signal is applied at the first stage via *CIN*2. The signal tends to propagate downstream, toggling the other two blocks at the subsequent stages. Since the switching rate is high, power consumption at these three blocks turns out to be comparatively higher than that connected only to the *A*, *B*, and *CIN*1 pins. To reduce the switching activities at the intermediate blocks, the circuit is modified with *CIN*2 shifted to the last stage. The high SA signal is therefore modelled as the late-arriving signal. Doing so, only the circuit block at the last stage would now be toggling at a fast rate, while the other blocks are spared.

To determine the relationship between the SA and the power consumption, two test cases were simulated. In the first case, *CIN*2 is supplied with a 50 MHz signal, and in

⁽b)

the second, the signal is increased to 100 MHz. The input frequency for *A*, *B*, *C*, *D*, and *CIN*1 are set at a constant rate of 25 MHz. Figures 2 and 3 depict the timing diagrams obtained from the functional verification. Clearly, the 3 and 4-stage FAs are in good agreement with each other and that they produce the intended result of an adder. The thermal power estimations for both structures are shown in Figures 4 and 5. When *CIN*2 is assigned with a 50 MHz signal, Figure 4 indicates that the power consumption of the adder drops from 424.83 mW to 424.80 mW after the restructuring process. Although a 0.03 mW of power reduction may seem trivial, it is to be noted that, this diminutive amount only applies to a single 2-bit FA circuit. In reality, an advanced high-speed microprocessor may easily comprise hundreds of such adders. With each of the adders restructured, the cumulative amount of power saved in a microchip will certainly turn out to be hefty. When the signal at *CIN*2 is increased to 100 MHz, it can be seen from Figure 5 that the power consumptions before and after restructuring are, respectively, 427.98 mW and 427.93 mW. A 0.05 mW power is saved in this case. A summary of power saving at input frequency *f* = 50 MHz and 100 MHz is depicted in Figure 6.The results suggest that the efficacy of minimizing power dissipation using logic restructuring is in direct proportion with the rate of the SA.

CLOCK GATING

Chip designers usually apply clock gating to turn off design blocks which are dormant. Figure 7(a) shows a simple clock gating circuit built using an AND gate. As can be seen in the figure, an additional "clock enabled" *en* pin is introduced to the input of the AND gate to activate the clock signal fed to the flip-flop. When the flip-flop is inactive, the clock signal can be switched off by assigning a logic 0 to the *en* pin. Owing to the signal delay at the *en* pin, however, glitches may sometimes occur at the output of the AND gate. To overcome this drawback, a latch is added between the *en* pin and the AND gate, as depicted inFigure 7(b). Here, the latch-based clock gating is applied to a 4-bit counter, an 8-bit arithmetic logic unit (ALU), and a 16-bit microprocessor without interlocked pipelined stages (MIPS).

Figures 8 to 10 show the schematics of the 4-bit counter, 8-bit ALU, and 16-bit MIPS, with and without the clock gating circuit installed into them. The timing diagrams in Figures 11 to 13 corroborate the functionalities of the circuits. Figure 14 summarizes the thermal power consumptions extracted from the signal activities in Figures 15 to 17. With the incorporation of the clock gating circuit, it can be seen that the counter, ALU, and MIPS have saved about 0.12%, 0.16%, and 3.5% of thermal power dissipations, respectively. Indeed, power reduction is particularly evident when the technique is applied to the MIPS.

FIGURE 7. A (a) basic clock gating circuit using an AND gate and a (b) latch-based clock gating circuit using a D-latch and an AND gate

FIGURE 8. A 4-bit counter (a) without and (b) with clock gating

(b)

FIGURE 9. An 8-bit ALU (a) without and (b) with clock gating

FIGURE 10. A 16-bit MIPS (a) without and (b) with clock gating. A closer view of the clock gating circuit is shown in the inset in (b)

(b)

FIGURE 11. Timing diagrams of the 4-bit counter (a) without and (b) with clock gating

(b) FIGURE 12. Timing diagrams of the 8-bit ALU (a) without and (b) with clock gating

(a)

(b)

FIGURE 13. Timing diagrams of the 16-bit MIPS (a) without and (b) with clock gating

FIGURE 14. Thermal power dissipations of the circuits without and with clock gating (CG)

Signal Activities							
Q pin							
	Signal	Type	Toggle Rate (millions of transitions / sec)	Static Probability			
1	clk	Input Pin	100,000	0.500			
\overline{c}	D[0]	Input Pin	47,059	0.471			
3	Q[0]	Output Pin	44.118	0.441			
4	D[1]	Input Pin	23.529	0.471			
5	Q[1]	Output Pin	20,588	0.441			
6	D[2]	Input Pin	11.765	0.471			
7	Q[2]	Output Pin	8.824	0.441			
8	D[3]	Input Pin	5.882	0.471			
\mathbf{Q}	RESET	Input Pin	5.882	0.029			
10	O[3]	Output Pin	2.941	0.441			

215049 Average toggle rate for this design is 29.804 millions of transfrions 7 sec 1
215031 Total thermal power estimate for the design is 423.02 mW_________________

(a)

215049 Average toggle rate for this design is 23.693 millions of transitions / sec.
215031 Total thermal power estimate for the design is 422.51 mW

(b)

FIGURE 15. Signal activities of the 4-bit counter (a) without and (b) with clock gating

215049 Average toggle rate for this design if 4.371 millions of transitions // sec
215031 Total thermal power estimate for the design_is_424,24_20 mM______________

(b)

FIGURE 16. Signal activities of the 8-bit ALU (a) without and (b) with clock gating

Signal Activities Q pin					
1	ARRIVE clk	Input Pin	100,000	0.500	
\overline{a}	alu_result[2]	Output Pin	57.143	0.429	
3	alu result[0]	Output Pin	42.857	0.500	
4	alu result[3]	Output Pin	42.857	0.286	
5	alu result[1]	Output Pin	35.714	0.286	
6	alu result[4]	Output Pin	35.714	0.429	
$\overline{7}$	alu_result[5]	Output Pin	35.714	0.071	
8	alu result[6]	Output Pin	35.714	0.143	
9	pc_out[1]	Output Pin	32.143	0.321	
10	alu result[7]	Output Pin	28.571	0.000	

215049 Average toggle rate for this design is 3.071 millions of transitions / sec.
215031 Total thermal power estimate for the design_is_461.68 mW_________________

(a)

(b)

FIGURE 17. Signal activities of the 16-bit MIPS (a) without and (b) with clock gating

(c)

FIGURE 18. The schematics of a (a) binary counter, a (b) Gray counter, and a (c) ring counter

COUNTERS

In digital circuits, counters are used to keep track of the rate of occurrence of an activity or instance. Here, the power consumptions of the three most common counters, namely, the binary, Gray, and ring counters are analyzed. Figure 18 shows the schematics for the different types of counters. As can be seen from the functional verifications in Figure 19, the three types of counter circuits in Figure 18 are working in order. The SA of the counters are depicted in Figure 20 and summarized in Figure 21. It is apparent that the Gray counter gives the most promising outcome – the power consumption is, respectively, 1.22 mW and 1.39 mW lower than the binary and ring counters. This result is somewhat to be expected since the timing diagrams in Figure 19 clearly show that the Gray counter only changes a single bit at each transition; whereas, the other two of its counterparts may change more than a bit.

(c)

FIGURE 21. Thermal power dissipations of different types of counters

FIGURE 19. Timing diagrams of the (a) binary, (b) Gray, and (c) ring counters

Signal Activities Q pin Toggle Rate (millions of transitions / sec) Signal Static Probability Type					
\overline{a}	count out[0]	Output Pin	48.980	0.490	
3	count out[1]	Output Pin	24,490	0.490	
4	count_out[2]	Output Pin	12.245	0.490	
5	count out[3]	Output Pin	6.122	0.327	
6	rst	Input Pin	2.041	0.041	

215049 Average toggle rate for this design is
215049 Average toggle rate for this design is 23.002 millions of transitions / sec
215031 Total thermal power estimate for the design 15.421.73 mM ________________

215049 Average toggle rate for this design is **12.12.257 eillions of transitions** / sec.
215031 Total thermal power estimate for the design i<u>s 423.12.mw</u>

$$
\left(\text{c} \right)
$$

FIGURE 23. The schematic of a clock divider

FIGURE 20. Signal activities of the (a) binary, (b) Gray, and (c) ring counters

(b)

FIGURE 24. Timing diagrams of the (a) phase-locked loop and (b) clock divider

\leq <filter>></filter>					
	Signal	Type	Toggle Rate (millions of transitions / sec)	Static Probability	
	refclk	Input Pin	198.166	0.500	
$\overline{2}$	outclk 0	Output Pin	90.075	0.523	
з	outclk_1	Output Pin	46.038	0.456	
4	outclk ₂	Output Pin	24.020	0.547	
5	rst	Input Pin	6.005	0.080	
16	pll4_0002:plPLL_O_VCOPH0	Combinational	542.453	0.453	
7	pli4 0002:plPLL O VCOPH1	Combinational	542.453	0.451	
8	pll4_0002:plPLL_O_VCOPH2	Combinational	542.453	0.450	
l 9	pll4_0002:plPLL_O_VCOPH3	Combinational	542.453	0.448	
10	pli4 0002:plPLL O VCOPH4	Combinational	542.453	0.547	

215049 Average toggle rate for this design is $\overline{u}42.224$ millions of transitions / sec
215031 Total thermal power estimate for the design_is_438.62 mM_________________

(a)

215049 Average toggle rate for this design is [61.472 millions of transitions / Sec]
215031 Total thermal power estimate for the design is 424.74 MM ________________

×	۰.	

FIGURE 25. Signal activities of the (a) phase-locked loop and (b) clock divider

FIGURE 26. Thermal power dissipations of a phase-locked loop (PLL) and a clock divider (CD) when performing frequency division

FREQUENCY DIVISION

A phase-locked loop (PLL) is a closed-loop control system which synchronizes the phase and frequency of the output signal with those of the input (Ahmadzadeh, Mortazavi, and Saniei, 2018). Since PLLs are readily embedded in microcontrollers and field programmable gate arrays (FPGAs), they are commonly used to perform frequency divisions. In reality, a PLL serves various other functions as well. Besides frequency division, it is also used for frequency multiplication, phase shifting, and delay operations (Microsemi, 2012). Because of this reason, a PLL may consume redundant power unnecessarily, if it is used only for specific functions. Here, we compare the power consumptions of a PLL and a clock divider (CD) implemented solely for dividing frequencies (Wahab and Kamal, 2018). Figures 22 and 23 show the schematics of the PLL and CD. It is to be noted that, the PLL used here is adopted from the intellectual property (IP) block provided by Intel Quartus Prime. Both the PLL and CD are designed to generate three output frequencies, namely, 50 MHz, 25 MHz, and 12.5 MHz, based on the 100 MHz reference input frequency. The functionalities of the two devices are verified in Figure 24.As can be seen in Figures 25 and 26, the thermal power estimation for the PLL is relatively higher than that for the CD. This is attributed to the high SA found in the internal combinational logics of the PLL (i.e., row 6 to 10 of Figure 25(a)). It can also be observed from Figure 26 that, 13.88 mW (approximately 3.16%) of power is saved when the PLL is substituted with a CD.

CONCLUSION

We have analyzed various approaches used to minimize clock and logic power consumptions. In the first approach, we re-organized the logic blocks, so that the input with high switching activities was shifted to the last stage. Doing so, the power drawn by the logic blocks at the earlier stages could be reduced. In the second approach, an additional switch (i.e., an AND gate) was introduced into the existing circuits. The switch was used to disable the circuit block when it was inactive, thereby saving unnecessary drainage power. We also compared the efficiency of three different common types of counters in our third approach. Since Gray counter only changes a single bit at each transition, it was found to consume the least power. In our last approach, a clock divider (CD) was suggested to substitute a phase-locked loop (PLL) when performing frequency division. Since a PLL is capable of serving multiple functions, the combinational logics within is inherently more complicated. A PLL is therefore more power hungry when it is used for limited purposes.

ACKNOWLEDGMENT

The authors would like to thank the department of civil engineering, Mehran University of Engineering and Technology Jamshoro for their support.

DECLARATION OF COMPETING INTEREST

None

REFERENCES

- Agarwal, K. & Nowka, K., 2007. Dynamic power management by combination of dual static supply voltages. *8th International Symposium on Quality Electronic Design* 85-92.
- Ahmadzadeh, M., Mortazavi, S., & Saniei, M. 2018. Investigating the stability of phase-locked loop in network connected applications affected by microgrid‐side and network‐side parameters. *International Transactions on Electrical Energy Systems* 28(4): p.e2523.
- Butts, J.A. & Sohi, G.S., 2000. A static power model for architects. *Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture* 191- 201.
- Goel, B. & McKee, S.A., 2016. A methodology for modeling dynamic and static power consumption for multicore processors. In *2016 IEEE International Parallel and Distributed Processing Symposium* 273-282.
- Gupta, P., Kahng, A.B., & Muddu, S. 2005. Quantifying error in dynamic power estimation of CMOS circuits. *Analog Integrated Circuits and Signal Processing* 42(3): 253-264.
- Ho, Y.K., Meng, M.K., Chun, L.K., Chiong, T.P., Nisar, H., & Rizman, Z.I. 2016. Design and analysis of 15 nm MOSFETs. *Journal of Telecommunication, Electronic and Computer Engineering* 8(12): 1-4.
- Kabbani, A. 2010. Logical effort based dynamic power estimation and optimization of static CMOS circuits. *Integration* 43(3): 279-288.
- Kim, N.S., Austin, T., Baauw, D., Mudge, T., Flautner, K., Hu, J.S., Irwin, M.J., Kandemir, M., & Narayanan, V., 2003. Leakage current: Moore's law meets static power. *computer*, *36*(12) 68-75.
- Magen, N., Kolodny, A., Weiser, U., & Shamir, N. 2004. Interconnect-power dissipation in a microprocessor. *Proceedings of the International Workshop on System Level Interconnect Prediction* 7-13.
- Microsemi. 2011. Dynamic Power Reduction in Flash FPGAs. PDF. [Online]. https://www.microsemi. com/document-portal/doc_view/129917-ac323 dynamic-power-reduction-in-flash-fpgas-app-note (Last Access: 5th April, 2023)
- Ng, L.L., Yeap, K.H., Goh, M.W.C., & Dakulagi, V. 2022. Power consumption in CMOS circuits. *In Electromagnetic Field in Advancing Science and Technology*. IntechOpen.
- Wahab, S.A.A. & Kamal, N. 2018. Pembahagi Frekuensi Berkuasa Rendah Menggunakan Teknik Pincang Badan ke Depan. *Jurnal Kejuruteraan* 30(1): 103- 109.
- Yeap, K.H., Isa, M.M., & Loh, S.H. 2020. Introductory Chapter: Integrated Circuit Chip, *In Integrated Circuits / Microchips*, IntechOpen.
- Yeap, K.H., Lee, J.Y., Yeo, W.L., Nisar, H., & Loh, S.H. 2019. Design and characterization of a 10 nm FinFET. *Malaysian Journal of Fundamental and Applied Sciences* 15(4): 609-612.
- Zhu, D., Li, Y., & Chen, L., 2019. On trade-off between static and dynamic power consumption in NoC power gating. *2019 IEEE/ACM International Symposium on Low Power Electronics and Design* 1-6.